 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 89#589.;245;.49#&026#)ODVK#((3520 )HDWXUHV * Organization: 256Kx8 or 128Kx16 * Sector architecture - One 16K; two 8K; one 32K; and three 64K byte sectors - Boot code sector architecture--T (top) or B (bottom) - Erase any combination of sectors or full chip * Single 5.00.5V power supply for read/write operations * Sector protection * High speed 55/70/90/120 ns address access time * Automated on-chip programming algorithm - Automatically programs/verifies data at specified address * Automated on-chip erase algorith - Automatically preprograms/erases chip or specified sectors * 10,000 write/erase cycle endurance * Hardware RESET pin - Resets internal state machine to read mode * Low power consumption - 20 mA typical read current - 30 mA typical program current - 300 A typical standby current - 1 A typical standby current (RESET = 0) * JEDEC standard software, packages and pinouts - 48-pin TSOP - 44-pin SO * Detection of program/erase cycle completion - DQ7 DATA polling - DQ6 toggle bit - RY/BY output * Erase suspend/resume - Supports reading data from a sector not being erased * Low VCC write lock-out below 2.8V /RJLF#EORFN#GLDJUDP RY/BY VCC VSS RESET Program/erase control Command register CE OE A-1 Program voltage generator Chip enable Output enable Logic STB Data latch Sector protect switches Erase voltage generator DQ0-DQ15 3LQ#DUUDQJHPHQW 48-pin TSOP A15 A14 A13 A12 A11 A10 A9 A8 NC NC WE RESET NC NC RY/BY NC NC A7 A6 A5 A4 A3 A2 A1 NC RY/BY NC A7 A6 A5 A4 A3 A2 A1 A0 CE VSS OE DQ0 DQ8 DQ1 DQ9 DQ2 DQ10 DQ3 DQ11 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 RESET WE A8 A9 A10 A11 A12 A13 A14 A15 A16 BYTE VSS DQ15/A-1 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 VCC 44-pin SO Input/output buffers 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 AS29F200 AS29F200 WE BYTE )/$6+ )/$6+ )/$6+ )/$6+ VCC detector Timer Address latch STB Y decoder Y gating 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 X decoder Cell matrix A16 BYTE VSS DQ15/A-1 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 VCC DQ11 DQ3 DQ10 DQ2 DQ9 DQ1 DQ8 DQ0 OE VSS CE A0 A0-A16 6HOHFWLRQ#JXLGH 29F200-55 Maximum access time Maximum chip enable access time Maximum output enable access time tAA tCE tOE 55 55 25 29F200-70 70 70 30 29F200-90 90 90 35 29F200-120 Unit 120 120 50 ns ns ns ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 4 Copyright (c)1998 Alliance Semiconductor. All rights reserved. $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ )XQFWLRQDO#GHVFULSWLRQ The AS29F200 is a 2 megabit, 5 volt only Flash memory organized as 256K bytes of 8 bits each or 128K words of 16 bits each. For flexible erase and program capability, the 2 megabits of data is divided into 7 sectors: one 16K byte, two 8K byte, one 32K byte, and three 64K bytes. The x8 data appears on DQ0-DQ7; the x16 data appears on DQ0-DQ15. The AS29F200 is offered in JEDEC standard 44-pin SO and 48-pin TSOP packages. This device is designed to be programmed and erased in-system with a single 5.0V V CC supply. The device can also be reprogrammed in standard EPROM programmers. The AS29F200 offers access times of 55/70/90/120 ns, allowing 0-wait state operation of high speed microprocessors. To eliminate bus contention the device has separate chip enable (CE), write enable ( WE), and output enable ( OE) controls. Word mode (x16 output) is selected by BYTE = High. The AS29F200 is fully compatible with the JEDEC single power supply Flash standard. Write commands to the command register using standard microprocessor write timings. An internal state-machine uses register contents to control the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Read data from the device in the same manner as other Flash or EPROM devices. Use the program command sequence to invoke the automated on-chip programming algorithm that automatically times the program pulse widths and verifies proper cell margin. Use the erase command sequence to invoke the automated on-chip erase algorithm that preprograms the sector if it is not already programmed before executing the erase operation, times the erase pulse widths, and verifies proper cell margin. Boot sector architecture enables the device to boot from either the top (AS29F200T) or bottom (AS29F200B) sector. Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other sectors. A sector typically eras es and verifies within 1.6 seconds. Hardware sector protection disables both program and erase operations in all or any combination of the seven sectors. The device provides background erase with Erase Suspend, which puts erase operations on hold to read data from a sector that is not being erased. The chip erase command will automatically erase all unprotected sectors. A factory shipped AS29F200 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into the array one byte/word at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1. Erase returns all bytes/ words in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other sectors. The device features single 5.0V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low VCC detector automatically inhibits write operations during power transtitions. The RY/BY pin, DATA polling of DQ7, or toggle bit (DQ6) may be used to detect end of program or erase operations. The device automatically resets to the read mode after program/erase operations are completed. The AS29F200 resists accidental erasure or spurious programming signals resulting from power transitions. Control register archi tecture permits alteration of memory contents only after successful completion of specific command sequences. During power up, the device is set to read mode with all program/erase commands disabled when VCC is less than V LKO (lockout voltage). The command registers are not affected by noise pulses of less than 5 ns on OE, CE, or WE. CE and WE must be logical zero and OE a logical one to initiate write commands. )/$6+ When the device's hardware RESET pin is driven low, any program/erase operation in progress will be terminated and the internal state machine will be reset to read mode. If the RESET pin is tied to the system reset circuitry and a system reset occurs during an automated onchip program/erase algorithm, data in address locations being operated on will become corrupted and require rewriting. Resetting the device enables the system's microprocessor to read boot-up firmware from the Flash memory. The AS29F200 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes/words are programmed one at a time using EPROM programming mechanism of hot electron injection. 5 $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 )OH[LEOH#VHFWRU#DUFKLWHFWXUH Bottom boot sector architecture (AS29F200B) Sector 0 1 2 3 4 5 6 x8 00000h-03FFFh 04000h-05FFFh 06000h-07FFFh 08000h-0FFFFh 10000h-1FFFFh 20000h-2FFFFh 30000h-3FFFFh x16 00000h-01FFFh 02000h-02FFFh 03000h-03FFFh 04000h-07FFFh 08000h-0FFFFh 10000h-17FFFh 18000h-1FFFFh Size (Kbytes) 16 8 8 32 64 64 64 Top boot sector architecture (AS29F200T) x8 00000h-0FFFFh 10000h-1FFFFh 20000h-2FFFFh 30000h-37FFFh 38000h-39FFFh 3A000h-3BFFFh 3C000h-3FFFFh x16 00000h-07FFFh 08000h-0FFFFh 10000h-17FFFh 18000h-1BFFFh 1C000h-1CFFFh 1D000h-1DFFFh 1E000h-1FFFFh Size (Kbytes) 64 64 64 32 8 8 16 In word mode, there are one 8K word, two 4K word, one 16K word, and three 32K word sectors. Address range is A16-A-1 if BYTE = VIL; address range is A16-A0 if BYTE = VIH. ,'#6HFWRU#DGGUHVV#WDEOH Bottom boot sector address (AS29F200B) Sector 0 1 2 3 4 5 6 A16 0 0 0 0 0 1 1 A15 0 0 0 0 1 0 1 A14 0 0 0 1 X X X A13 0 1 1 X X X X A12 X 0 1 X X X X A16 0 0 1 1 1 1 1 Top boot sector address (AS29F200T) A15 0 1 0 1 1 1 1 A14 X X X 0 1 1 1 A13 X X X X 0 0 1 A12 X X X X 0 1 X 2SHUDWLQJ#PRGHV Mode ID read MFR code ID read device code Read Standby Output disable Write Enable sector protect Sector unprotect Verify sector protect Temporary sector unprotect Hardware Reset CE L L L H L L L L L X X OE L L L X H H VID VID L X X WE H H H X H L Pulse/L Pulse/L H X X A0 L H A0 X X A0 L L L X X A1 L L A1 X X A1 H H H X X A6 L L A6 X X A6 L H L X X A9 VID VID A9 X X A9 VID VID VID X X RESET H H H H H H H H H VID L DQ Code Code DOUT High Z High Z DIN X X Code X High Z )/$6+ )/$6+ )/$6+ )/$6+ L = Low ( ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 6 $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ 0RGH#GHILQLWLRQV Item ID MFR code, device code Read mode Standby Description Selected by A9 = VID(11.5-12.5V), CE = OE = A1 = A6 = L, enabling outputs. When A0 is low (VIL) the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When A0 is high (VIH), DOUT represents the device code for the AS29F200. Selected with CE = OE = L, WE = H. Data is valid in tACC time after addresses are stable, tCE after CE is low and tOE after OE is low. Selected with CE = H. Part is powered down, and ICC reduced to <2.0 mA for TTL input levels. If activated during an automated on-chip algorithm, the device completes the operation before entering standby. Selected with CE = WE = L, OE = H. Accomplish all Flash erasure and programming through the command register. Contents of command register serve as inputs to the internal state machine. Address latching occurs on the falling edge of WE or CE, whichever occurs late . Data latching occurs on the rising edge WE or CE, whichever occurs first. Filters on WE prevent spurious noise events from appearing as write commands. Hardware protection circuitry implemented with external programming equipment causes the device to disable program and erase operations for specified sectors. Disables sector protection for all sectors using external programming equipment. All sectors must be protected prior to sector unprotection. Verifies write protection for sector. Sectors are protected from program/erase operations on commercial programming equipment. Determine if sector protection exists in a system by writing the ID read command sequence and reading location XXX02h, where address bits A12-16 select the defined sector addresses. A logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector. Temporarily disables sector protection for in-system data changes to protected sectors. Apply +12V to RESET to activate sector unprotect mode. During temporary sector unprotect mode, program protected sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal of +12V from RESET. Resets the write and erase state machine to read mode. If device is programming or erasing when RESET = L, data may be corrupted. Hold RESET low to enter deep power down mode (<10 A CMOS). Recovery time to active mode is 1.5 s. Output disable Part remains powered up; but outputs disabled with OE pulled high. Write Enable sector protect Sector unprotect Verify sector protect Temporary sector unprotect RESET )/$6+ Deep power down 5($'#FRGHV Mode MFR code (Alliance Semiconductor) x8 T boot Device code x8 B boot x16 T boot x16 B boot Sector protection Key: L =Low ( A16-A12 X X X X X Sector address A6 L L L L L L A1 L L L L L H A0 L H H H H L Code 52h 51h 57h 2251h 2257h 01h protected 00h unprotected 7 $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 :ULWH#RSHUDWLRQ#VWDWXV Status Auto programming (byte/word) Program/erase in auto erase Read erasing sector In progress Erase suspend mode Read non-erasing sector Program in erase suspend DQ7 DQ7 0 1 Data DQ7 DQ7 0 DQ7 DQ6 Toggle Toggle No toggle Data Toggle Toggle Toggle Toggle DQ5 0 0 0 Data 0 1 1 1 DQ3 0 1 0 Data 0 NA 1 NA DQ2 No toggle Toggle Toggle Data Toggle No toggle Toggle RY/BY 0 0 1 1 0 1 1 1 Auto programming (byte/word) Exceeded time limits Toggles with OE Program/erase in auto erase Program in erase suspend No toggle or CE only for erasing or erase suspended sector addresses. Toggles only if DQ5 = 1 and address applied is within sector that exceeded timing limits. DQ8-DQ15 = Don't care in x16 mode. &RPPDQG#GHILQLWLRQV Item Description Initiate read or reset operations by writing the Read/Reset command sequence into the command register. This allows the microprocessor to retrieve data from the memory. Device remains in read mode until command register contents are altered. Device automatically powers up in read/reset state. This feature allows only reads, therefore ensuring no spurious memory content alterations during power up. AS29F200 provides manufacturer and device codes in two ways. External PROM programmers typically access the device codes by driving +12V on A9. AS29F200 also contains an ID read command to read the device code with only +5V, since multiplexing +12V on address lines is generally undesirable. Reset/Read )/$6+ )/$6+ )/$6+ )/$6+ ID Read Initiate device ID read by writing the ID Read command sequence into the command register. Follow with a read sequence from address XX00h to return MFG code. Follow ID read command sequence with a read sequence from address XX01h to return device code. To verify write protect status on sectors, read address XX02h. Sector addresses A16-A12 produce a 1 on DQ0 for protected sector and a 0 for unprotected sector. Exit from ID read mode with Read/Reset command sequence. Holding RESET low for 500 ns resets the device, terminating any operation in progress; data handled in the operation is corrupted. The internal state machine resets 20 s after RESET is driven low. RY/BY remains low until the RESET operation is completed. After RESET is set high, there is a delay of 1.5 s for the device to permit read operations. Hardware Reset ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 8 $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ Item Description Programming the AS29F200 is a four bus cycle operation performed on a byte-by-byte or wordby-word basis. Two unlock write cycles precede the Program Setup command and program data write cycle. Upon execution of the program command, no additional CPU controls or timings are necessary. Addresses are latched on the falling edge of CE or WE (whichever is last); data is latched on the rising edge of CE or WE, (whichever is first). The AS29F200's automated on-chip program algorithm provides adequate internally-generated programming pulses and verifies the programmed cell margin. Byte/word Programming Check programming status by sampling data on the DATA polling (DQ7), toggle bit (DQ6), or RY/ BY pin. The AS29F200 returns the equivalent data that was written to it (as opposed to complemented data), to complete the programming operation. The AS29F200 ignores commands written during programming. A hardware reset occurring during programming may corrupt the data at the programmed location. AS29F200 allows programming in any sequence, across any sector boundary. Changing data from 0 to 1 requires an erase operation. Attempting to program data 0 to 1 results in DQ5 = 1 (exceeded programming time limits); reading this data after a Read/reset operation returns a 0. When programming time limit is exceeded, DQ5 reads high, and DQ6 continues to toggle. In this state, a reset command returns the device to read mode. Chip erase requires six bus cycles: two unlock write cycles; a setup command, two additional unlock write cycles; and finally the Chip Erase command. Chip Erase Chip erase does not require logical 0s written prior to erasure. When the automated on-chip erase algorithm is invoked with the Chip Erase command sequence, AS29F200 automatically programs and verifies the entire memory array for an all-zero pattern prior to erase. The AS29F200 returns to read mode upon completion of chip erase unless DQ5 is set high as a result of exceeding time limit. Sector erase requires six bus cycles: two unlock write cycles, a setup command, two additional unlock write cycles, and finally the Sector Erase command. Determine the sector to be erased by addressing any location in the sector. This address is latched on the falling edge of WE; the command, 30H is latched on the rising edge of WE. The sector erase operation begins after a 80 s time-out. To erase multiple sectors, write the sector erase command to each of the addresses of sectors to erase after following the six bus cycle operation above. Timing between writes of additional sectors must be <80 s, or the AS29F200 ignores the command and erasure begins. During the time-out period any falling edge of WE resets the time-out. Any command (other than Sector Erase or Erase Suspend) during time-out resets the AS29F200 to read mode, and the device ignores the sector erase command string. Erase such ignored sectors by restarting the Sector Erase command on the ignored sectors. The entire array need not be written with 0s prior to erasure. AS29F200 writes 0s to the entire sector prior to electrical erase; writing of 0s affects only selected sectors, leaving non-selected sectors unaffected. AS29F200 requires no CPU control or timing signals during sector erase operations. Automatic sector erase begins after erase time-out from the last rising edge of WE from the sector erase command stream and ends when the DATA polling (DQ7) is logical 1. DATA polling address must be performed on addresses that fall within the sectors being erased. AS29F200 returns to read mode after sector erase unless DQ5 is set high by exceeding the time limit. )/$6+ Sector Erase 9 $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 Item Description Erase suspend allows interruption of sector erase operations to perform data reads from a sector not being erased. Erase suspend applies only during sector erase operations, including the time-out period. Writing an Erase Suspend command during sector erase time-out results in immediate termination of time-out period and suspension of erase operation. AS29F200 ignores any commands during erase suspend other than the Reset or Erase Resume commands. Writing erase resume continues erase operations. Addresses are DON'T CARE when writing Erase Suspend or Erase Resume commands. Erase Suspend AS29F200 takes 0.2-15 s to suspend erase operations after receiving Erase Suspend command. Check completion of erase suspend by polling RY/BY. Check DQ2 in conjunction with DQ6 to determine if a sector is being erased. AS29F200 ignores redundant writes of erase suspend. AS29F200 defaults to erase-suspend-read mode while an erase operation has been suspended. While in erase-suspend-read mode AS29F200 allows reading data from or programming data to any sector not undergoing sector erase. Write the Resume command 30h to continue operation of sector erase. AS29F200 ignores redundant writes of the Resume command. AS29F200 permits multiple suspend/resume operations during sector erase. When attempting to write to a protected sector, DATA polling andToggle Bit 1 (DQ6) are activated for about <1 s. When attempting to erase a protected sector, DATA polling and Toggle Bit 1 (DQ6) are activated for about <5 s. In both cases, the device returns to read mode without altering the specified sectors. RY/BY indicates whether an automated on-chip algorithm is in progress (RY/BY = low) or completed (RY/BY = high). The device does not accept program/erase commands when RY/BY = low. RY/BY= high when device is in erase suspend mode. RY/BY is an open drain output, enabling multiple RY/BY pins to be tied in parallel with a pull up resistor to VCC. Sector Protect Ready/Busy 6WDWXV#RSHUDWLRQV DATA polling (DQ7) Only active during automated on-chip algorithms or sector erase time outs. DQ7 reflects complement of data last written when read during the automated on-chip algorithm (0 during erase algorithm); reflects true data when read after completion of an automated on-chip algorithm (1 after completion of erase agorithm). Active during automated on-chip algorithms or sector erase time outs. DQ6 toggles when CE or OE toggles, or an Erase Resume command is invoked. DQ6 is valid after the rising edge of the fourth pulse of WE during programming; after the rising edge of the sixth WE pulse during chip erase; after the last rising edge of the sector erase WE pulse for sector erase. For protected sectors, DQ6 toggles for only <1 s during writes, and <5 s during erase (if all selected sectors are protected). Indicates unsuccessful completion of program/erase operation (DQ5 = 1). DATA polling remains active; CE powers the device down to 2 mA. If DQ5 = 1 during chip erase, all or some sectors are defective; during byte programming, the entire sector is defective; during sector erase, the sector is defective (in this case, reset the device and execute a program or erase command sequence to continue working with functional sectors). Attempting to program 0 to 1 will set DQ5 = 1. )/$6+ )/$6+ )/$6+ )/$6+ Toggle bit (DQ6) Exceeding time limit (DQ5) ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 : $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ Sector erase timer (DQ3) Checks whether sector erase timer window is open. If DQ3 = 1, erase is in progress; no commands will be accepted. If DQ3 = 0, the device will accept sector erase commands. Check DQ3 before and after each sector erase command to verify that the command was accepted. During sector erase, DQ2 toggles with OE or CE only during an attempt to read a sector being erased. During chip erase, DQ2 toggles with OE or CE for all addresses. If DQ5 = 1, DQ2 toggles only at sector addresses where failure occurred, and will not toggle at other sector addresses. Use DQ2 in conjunction with DQ6 to determine whether device is in auto erase or erase suspend mode. Toggle bit 2 (DQ2) &RPPDQG#IRUPDW 2nd bus 1st bus write cycle write cycle Required bus cycles Address Data Address Data 1 x16 Reset/Read x8 x16 x8 Autoselect ID Read 4 x16/x8 x16 x8 x16 Program x8 x16 Chip Erase x8 6 AAAAh 5555h 6 x8 Sector Erase Suspend Sector Erase Resume 1 2 3 4 5 6 1 1 AAAAh XXXXh XXXXh B0h 30h AAh 5555h x16 Sector Erase 4 AAAAh 5555h AAh 5555h 2AAAh 55h AAAAh 5555h AAh 5555h 2AAAh 55h AAAAh 5555h 80h AAAAh 2AAAh 55h AAAAh 5555h 80h AAAAh 5555h AAh 5555h 5555h A0h 4 AAAAh 5555h AAAAh AAh XXXXh 5555h AAh 5555h 2AAAh 5555h 55h F0h Read Address 2AAAh 55h AAAAh 5555h AAAAh 90h Read Data 5555h F0h Read Address 01h 02h 00h MFR code XXX02h XXX04h Program Address 5555h AAh 5555h 2AAAh 55h Read Data 2251h (T) 2257h (B) 51h (T) 57h (B) 52h 01 = protected 00 = unprotected Program Data 2AAAh 55h AAAAh Sector Address 30h 5555h 10h 3rd bus write cycle Address Data 4th bus read/write cycle Address Data 5th bus write cycle Address Data 6th bus write cycle Address Data Command sequence Reset/Read )/$6+ Bus operations defined in "Mode definitions," on page 4. Reading data from or programming data to non-erasing sectors allowed in Erase Suspend mode. Address bit A15 = X = Don't care for all address commands except Program Address and Sector Address. Address bit A16 = X = Don't care for all address commands except Program Address and Sector Address. System should generate address patterns: x16 mode - 5555h or 2AAAh to address A0-A14; x8 mode - AAAAh or 5555h to address A-1-A14. A0 = 0, A1 = 1, A6 = 0 for sector protect verify; sector selected on A16-A12. ; $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 $XWRPDWHG#RQ0FKLS#SURJUDPPLQJ#DOJRULWKP Write program command sequence (see below) $XWRPDWHG#RQ0FKLS#HUDVH#DOJRULWKP Write erase command sequence (see below) DATA polling or toggle bit successfully completed DATA poll device Erase complete Chip erase command sequence x16 mode (address/command): 5555h/AAh YES Programming completed 2AAAh/55h 2AAAh/55h Sector erase command sequence x16 mode (address/command): 5555h/AAh Verify byte? NO Program command sequence x16 mode (address/command): 5555h/AAh 5555h/80h 5555h/80h 5555h/AAh 5555h/AAh 2AAAh/55h 2AAAh/55h 2AAAh/55h )/$6+ )/$6+ )/$6+ )/$6+ 5555h/A0h 5555h/10h Sector address/30h Program address/program data Optional multiple sector erase commands Sector address/30h Sector address/30h The system software should check the status of DQ3 prior to and following each subsequent sector erase command to ensure command completion. The device may not have accepted the command if DQ3 is high on second status check. ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 < $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ '$7$#SROOLQJ#DOJRULWKP Read byte (DQ0-DQ7) Address = VA 7RJJOH#ELW#DOJRULWKP Read byte (DQ0-DQ7) Address = don't care DQ7 = data ? NO NO DQ5 = 1 ? YES YES DONE DQ6 = toggle ? YES NO DQ5 = 1 ? YES NO DONE Read byte (DQ0-DQ7) Address = VA Read byte (DQ0-DQ7) Address = don't care DQ7 = data ? NO FAIL YES DONE DQ6 = toggle ? YES FAIL DQ6 NO DONE VA = Byte address for programming. VA = any of the sector addresses within the sector being erased during Sector Erase. VA = valid address equals any non-protected sector group address during Chip Erase. DQ7 rechecked even if DQ5 = 1 because DQ5 and DQ7 may not change simultaneously. )/$6+ rechecked even if DQ5 = 1 because DQ6 may stop toggling when DQ5 changes to 1. 43 $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 7HPSRUDU\#VHFWRU#XQSURWHFW Parameter VID rise and fall time RESET# setup time for temporary sector unprotect Symbol tVIDR tRSP All speeds 500 (min) 4 (min) Unit ns s 7HPSRUDU\#VHFWRU#XQSURWHFW#ZDYHIRUP# RESET CE WE tRSP RY/BY tVIDR Program/erase command sequence tVIDR 10V 0 or 1.8V '&#HOHFWULFDO#FKDUDFWHULVWLFV Parameter Input load current A9 Input load current Output leakage current Output short circuit current 1 2 3 9&&# #8133189 Symbol ILI ILIT ILO IOS ICC ICC2 ISB1 ISB2 VIL VIH VOL VOH1 VOH2 VLKO Vh IOL = 5.8mA, VCC = VCC MIN IOH = -2.5 mA, VCC = VCC MIN IOH = -100 A, VCC = VCC MIN Test conditions VIN = VSS to VCC, VCC = VCCMAX VCC = VCCMAX, A9 = 12.5V VOUT = VSS to VCC, VCC = VCCMAX VOUT = 0.5V CE = VIL, OE = VIH CE = VIL, OE = VIH CE = OE = VIH, VCC = VCCMAX RP = 0V -0.5 2.0 2.4 VCC - 0.4 2.8 11.5 Min Max 1 90 1 200 40 60 400 1 0.8 VCC + 0.3 0.45 4.2 12.5 Unit A A A mA mA mA A A V V Active current, read @ 6MHz Active current, program/erase Deep power down Input low voltage Input high voltage Output low voltage Output high level Low VCC lock out voltage Input HV select voltage 1 2 3 Standby current (TTL compatible) )/$6+ )/$6+ )/$6+ )/$6+ V V V V V Not more than one output tested simultaneously. Duration of the short circuit must not be >1 second. OUT = 0.5V was selected to avoid test problems caused by tester ground degradation. (This parameter is sampled and not 100% tested, but guaranteed by characterization.) The ICC current listed includes both the DC operating current and the frequency dependent component (@ 6 MHz). The frequency component typically is less than 2 mA/MHz with OE at VIH. ICC active while program or erase operations are in progress. .H\#WR#VZLWFKLQJ#ZDYHIRUPV Rising input Falling input Undefined output/don't care ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 44 $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ 0D[LPXP#QHJDWLYH#RYHUVKRRW#ZDYHIRUP 20 ns +0.8V -0.5V -2.0V 20 ns 20 ns 0D[LPXP#SRVLWLYH#RYHUVKRRW#ZDYHIRUP VCC+2.0V VCC+0.5V +2.0V 20 ns 20 ns 20 ns $&#SDUDPHWHUV=#UHDG#F\FOH JEDEC Std Symbol Symbol tAVAV tAVQV tELQV tGLQV tEHQZ tGHQZ tAXQX tRC tACC tCE tOE tDF tDF tOH -55 Parameter Read cycle time Address to output delay Chip enable to output Output enable to output Chip enable to output High Z Output enable to output High Z Output hold time from addresses, first occurrence of CE or OE RESET high to output delay BYTE switching to valid data BYTE low to DQ8-DQ15 tri-state Min 55 0 30 Max 55 55 25 15 15 5 1.5 55 Min 70 0 30 -70 Max 70 70 30 20 20 5 1.5 70 Min 90 0 35 -90 Max 90 90 35 20 20 5 1.5 90 -120 Min 120 0 50 Max 120 120 50 30 30 5 1.5 120 Unit ns ns ns ns ns ns ns ns s ns ns tELFL/ELFH CE to BYTE transition low/high tPHQV tPWH tBDEL tFLQZ )/$6+ 5HDG#ZDYHIRUP tRC Addresses CE tOE OE WE Outputs BYTE RESET High Z tELFL/ELFH tBDEL tPWH tOEH tCE tOH Output valid High Z Addresses stable tACC tDF 45 $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 $&#SDUDPHWHUV##ZULWH#F\FOH JEDEC Symbol tAVAV tAVWL tWLAX tDVWH tWHDX Std Symbol tWC tAS tAH tDS tDH tOES tOEH tREADY tRP tGHWL tELWL tWHEH tWLWH tWHWL tWHWH1 tWHWH2 tGHWL tCS tCH tWP tWPH tWHWH1 tWHWH2 -55 Parameter Write cycle time Address setup time Address hold time Data setup time Data hold time Output enable setup time Output enable hold time: Read Output enable hold time: Toggle and DATA polling RESET pin low to read mode RESET Read recover time before write CE setup time CE hold time Write pulse width Write pulse width high Programming pulse time Erase pulse time Min 55 0 40 25 0 0 0 10 20 500 0 0 0 35 20 50 0.3 Max 70 0 45 30 0 0 0 10 20 500 0 0 0 35 20 50 0.3 -70 Min Max 90 0 45 45 0 0 0 10 20 500 0 0 0 45 20 50 0.3 -90 Min Max Min 120 0 50 50 0 0 0 10 20 500 0 0 0 50 20 50 0.3 :(#FRQWUROOHG -120 Max Unit ns ns ns ns ns ns ns ns s ns ns ns ns ns ns s sec :ULWH#ZDYHIRUP tWC Addresses 5555h tCH CE tGHWL; tOES OE tWP WE tCS A0h tDS tWPH tDH Program data DQ7 DOUT tWHWH1 or 2 3rd bus cycle tAS Program address tAH DATA polling Program address :(#FRQWUROOHG )/$6+ )/$6+ )/$6+ )/$6+ DATA VSS ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 46 $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ $&#SDUDPHWHUVZULWH#F\FOH#5 JEDEC Symbol tAVAV tAVEL tELAX tDVEH tEHDX Std Symbol tWC tAS tAH tDS tDH tOES tOEH tGHEL tWLEL tEHWH tELEH tEHEL tWHWH1 tWHWH2 tGHEL tWS tWH tCP tCPH tWHWH1 tWHWH2 -55 Parameter Write cycle time Address setup time Address hold time Data setup time Data hold time Output enable setup time Output enable hold time: Read Output enable hold time: Toggle and DATA polling Read recover time before write WE setup time WE hold time CE pulse width CE pulse width high Programming pulse time Erase pulse time Min 55 0 40 30 0 0 0 10 0 0 0 35 20 50 0.3 Max 70 0 45 30 0 0 0 10 0 0 0 35 20 50 0.3 -70 Min Max 90 0 45 45 0 0 0 10 0 0 0 45 20 50 0.3 -90 Min Max Min 120 0 50 50 0 0 0 10 0 0 0 50 20 50 0.3 &(#FRQWUROOHG -120 Max Unit ns ns ns ns ns ns ns ns ns ns ns ns ns s sec :ULWH#ZDYHIRUP#5 DATA polling Addresses 5555h tWC WE tGHEL, tOES OE tCP CE tWS DATA A0h tDS tCPH tDH Program data DQ7 DOUT tWH tWHWH1 or 2 Program address tAS tAH Program address &(#FRQWUROOHG )/$6+ 47 $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 (UDVH#ZDYHIRUP tWC Addresses 5555h 49#PRGH# tAS 2Ah 5555h 5555h 2Ah Sector address tAH CE tGHWL OE tWP WE tCS Data tDS AAh tWC tWPH tDH 55h 80h AAh 55h 10h for Chip Erase 30h 5(6(7#ZDYHIRUP CE RY/BY tRP RESET tREADY 5<2%<#ZDYHIRUP CE Rising edge of last WE signal )/$6+ )/$6+ )/$6+ )/$6+ WE Program/erase operation RY/BY tri-stated open-drain ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 48 $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ '$7$#SROOLQJ#ZDYHIRUP CE tCH tOE OE tOEH WE tCE tOH DQ7 Input DQ7 tWHWH1 or 2 Output DQ7 Output High Z tDF 7RJJOH#ELW#ZDYHIRUP CE tOEH WE OE DQ6 tDH tOE )/$6+ (UDVH#DQG#SURJUDPPLQJ#SHUIRUPDQFH Limits Parameter Sector erase and verify-1 time (excludes 00h programming prior to erase) Word programming time Byte program time Chip programming time Erase/program cycles Min - Typical 1.6 60 60 7.5 - Max 10,000 Unit sec s s sec cycles - 49 $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 $&#WHVW#FRQGLWLRQV Device under Test 100 pF* Test condition Output load Input rise and fall times VSS -170 5 -200 1 TTL gate Unit ns V V *including scope and jig capacitance Input pulse levels Input timing measurement reference levels Output timing measurement reference levels 0.0-2.0 1.0 1.0 5HFRPPHQGHG#RSHUDWLQJ#FRQGLWLRQV Parameter Supply voltage Input voltage Symbol VCC VSS VIH VIL Min +4.5 0 2.0 -0.5 Typical 5.0 0 Max +5.5 0 VCC + 0.5 0.8 Unit V V V V $EVROXWH#PD[LPXP#UDWLQJV Parameter Input voltage (Input or DQ pin) Input Voltage (A9 pin, OE, RESET) Power supply voltage Operating temperature Storage temperature (Plastic) Short circuit output current Symbol VIN VIN VCC TOPR TSTG IOUT Min -2.0 -2.0 -0.5 -55 -65 Max +7.0 +13.0 +5.5 +125 +150 200 Unit V V V C C mA )/$6+ )/$6+ )/$6+ )/$6+ Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. /DWFKXS#WROHUDQFH# Parameter Input voltage with respect to VSS on A9, OE, and RESET pin Input voltage with respect to VSS on all DQ, address and control pins Current Includes all pins except VCC. Test conditions: VCC = 5.0V, one pin at a time. Min -1.0 -1.0 -100 Max +13.0 VCC+1.0 +100 Unit V V mA ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 4: $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ 7623#SLQ#FDSDFLWDQFH Symbol CIN COUT CIN2 Parameter Input capacitance Output capacitance Control pin capacitance Test setup VIN = 0 VOUT = 0 VIN = 0 Typ 6 8.5 8 Max 7.5 12 10 Unit pF pF F 62#SLQ#FDSDFLWDQFH Symbol CIN COUT CIN2 Parameter Input capacitance Output capacitance Control pin capacitance Test setup VIN = 0 VOUT = 0 VIN = 0 Typ 6 8.5 8 Max 7.5 12 10 Unit pF pF F 'DWD#UHWHQWLRQ Parameter Minimum pattern data retention time Temp. (C) 150 125 Min 10 20 Unit years years )/$6+ 4; $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 3UHOLPLQDU\#LQIRUPDWLRQ (R) $65<)533 3DFNDJH#GLPHQVLRQV h 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 48-pin TSOP j g e f d c b a 0-5 i a b c d e f g h i j 48-pin TSOP min max (mm) (mm) 1.20 0.25 0.50 0.70 0.1 0.21 18.30 18.50 19.80 20.20 11.90 12.10 0.95 1.05 0.05 0.15 0.50 w 0-8 u 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 44-pin SO 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 s t r p n m o q m n o p q r s t u w 44-pin SO min max (mm) (mm) 28.00 28.40 0.35 0.50 0.10 0.35 2.17 2.45 2.80 1.27 13.10 13.50 15.70 16.30 0.06 1.00 0.10 0.21 )/$6+ )/$6+ )/$6+ )/$6+ ','#4407333<0$1#72:233 $//,$1&(#6(0,&21'8&725 4< $65<)533 (R) 3UHOLPLQDU\#LQIRUPDWLRQ 2UGHULQJ#FRGHV Package \ Access Time 55 ns (commercial/industrial) AS29F200B-55TC AS29F200B-55TI TSOP, 12x20 mm, 48-pin AS29F200T-55TC AS29F200T-55TI AS29F200B-55SC AS29F200B-55SI SO, 600 mil wide, 44-pin AS29F200T-55SC AS29F200T-55SI AS29F200T-70SC AS29F200T-70SI AS29F200T-90SC AS29F200T-90SI AS29F200T-120SC AS29F200T-120SI AS29F200T-70TC AS29F200T-70TI AS29F200B-70SC AS29F200B-70SI AS29F200T-90TC AS29F200T-90TI AS29F200B-90SC AS29F200B-90SI AS29F200T-120TC AS29F200T-120TI AS29F200B-120SC AS29F200B-120SI 70 ns (commercial/industrial) AS29F200B-70TC AS29F200B-70TI 90 ns (commercial/industrial) AS29F200B-90TC AS29F200B-90TI 120 ns (commercial/industrial) AS29F200B-120TC AS29F200B-120TI 3DUW#QXPEHULQJ#V\VWHP AS29 Flash EEPROM prefix X F = 5V LV = 3V LL = 2.5V 200 Device number X B (bottom) or T (top) boot block -XXX Address access time X Package: S= SO T= TSOP C Temperature range C = Commercial, 0C to 70 C I = Industrial, -40C to 85C )/$6+ 53 $//,$1&(#6(0,&21'8&725 ','#4407333<0$1#72:233 |
Price & Availability of AS29F200
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |